

## Description

### A HIGH PRECISION DIGITAL-TO-ANALOG CONVERTER WITH OPTIMIZED POWER CONSUMPTION

5

#### TECHNICAL FIELD

The present invention relates to the production of a stable and precise voltage from an unregulated power source, and more particularly, to the regulation of charge pump voltage output ( $V_{out}$ ).

#### Background Art

Various solutions exist to regulate an output voltage of an unregulated power source, such as a charge pump, to provide a stable and steady output voltage. Some solutions are based on systems that compare the charge pump output voltage with a reference voltage and then generate an output signal that stops the clock feeding the charge pump when the desired voltage has been reached. However, due to the unavoidable propagation delay of the control loop in stopping the clock and the periodic fluctuation of the output voltage amplitude due to the pumping action, voltage ripples will be observed at the regulated voltage output. Although there are ways to minimize the ripples, they cannot be eliminated completely. As a result, these ripples can present a problem for those applications requiring a very precise voltage source.

Alternatively, a serial regulation scheme, in which a pass device is connected between the unregulated charge pump output and the regulated voltage output, provides a smoother voltage output. The pass device, being controlled by a feedback loop furnished with an error amplifier, sinks an appropriate amount of current in response to the output of the error amplifier, thereby maintaining a stable and precise voltage output. However, current consumption for such devices is high at

high voltage output because the error amplifier must be supplied by the charge pump output to properly drive the gate of the pass device. Another source of current consumption is the bias current going through the pass device.

Therefore, it would be desirable to have a voltage regulation system that provides a stable and precise voltage output without the drawback of high current consumption.

10

#### Disclosure of the Invention

The present invention regulates a charge pump output through a selected one of two feedback pathways. A first feedback pathway uses a pass device that sinks an appropriate amount of current from the output of the charge pump so as to provide a stable and precise output voltage. A second feedback pathway regulates the output voltage by controlling the clock input of the charge pump, thereby providing a regulated output voltage with low current consumption. The feedback pathways are selected by ways of a pair of two-way switching means that switches between the two feedback pathways as the demand for output voltage level changes. For a low voltage output with high precision, the first feedback pathway is selected. For a high voltage output with low current consumption, the second feedback pathway is selected.

15

20

25

#### Brief Description of the Drawings

Figure 1 is a circuit block diagram showing an embodiment of present invention.

30

Figure 2a is a circuit block diagram showing a first switching configuration of the circuit block diagram shown in Figure 1 whereby a highly stable and precise voltage output is achieved.

35

Figure 2b is a circuit block diagram showing a second switching configuration of the circuit block diagram shown in Figure 1 whereby a low current consuming voltage output is achieved.

5           Figure 3a shows a circuit diagram for an embodiment with a variable R1 resistor.

Figure 3b shows a circuit diagram for an embodiment with a variable R2 resistor.

10           Figure 4 is a circuit diagram showing a part of a digital-to-analog converter for converting a digital input into a plurality of voltage output levels.

Figure 5 shows an embodiment of a diode chain for the rough regulation of the Vpump-part voltage.

15           Figure 6 shows a discharging circuit for the switching from one feedback path to the next.

#### Best Mode of Carrying Out the Invention

In Figure 1, the present invention is shown to have a charge pump having a first input terminal 12 connected to power supply Vcc, a second input terminal 14 connected to the output terminal of a two-input AND gate 18, one input of which receives a clock signal clk, and an output terminal 16 connected to a OUT\_PUMP node 20. The OUT\_PUMP node 20 is further connected to the source of a PMOS pass transistor 22 and also to the negative input terminal of a first op amp 24 functioning as a first voltage comparator. The positive input terminal of the first op amp 24 connects to a first reference voltage V<sub>ref\_pump</sub>. The drain of the PMOS transistor 22 connects to an output terminal OUT 33 and to one end of a voltage divider formed by a fixed-value resistor R1 26 and a variable resistor R2 28 connected in a serial manner. The other end of said voltage divider connects to ground. The gate of the PMOS transistor 22 connects to a first two-way switching means 36 that connects the gate of the

20

25

30

35

PMOS transistor 22 either to the output of a second op  
amp 32 or ground. The center\_tap 30 of the voltage  
divider connects to the positive input terminal of the  
second op amp 32 and the negative input of a third op amp  
5 34, functioning as respective loop error amplifier and  
second voltage comparator. The negative input terminal  
of the second op amp 32 and the positive input terminal  
of the third op amp 34 connects to a second reference  
voltage  $V_{ref}$ . A second two-way switching means 38  
10 connects either the output of the third op amp 34 or the  
output of the first op amp 24 to a second input terminal  
of the AND gate 18. The regulated voltage output is  
taken at the voltage output terminal OUT 33 at the drain  
of the PMOS transistor 22.

15 Figure 2a shows the switching position for a  
high precision voltage output mode. In Figure 2a, the  
first two-way switching means 36 is shown connecting the  
output of the second op amp 32 to the gate of the PMOS  
transistor 22. The second switching means 38 connects  
20 the output of the first op amp 24 to the first input  
terminal of the AND gate 18. In this configuration, the  
feedback loop consists of the voltage divider formed by  
R1 26 and R2 28, the second op amp 32, and PMOS  
transistor 22. The voltage output ( $V_{out}$ ) level is  
25 controlled by the setting of the variable resistor R2 28  
as determined in the following formula:

$$V_{out} = V_{ref} * (1 + \frac{R_1}{R_2}) \quad (\text{Eq. 1})$$

30 The second op amp 32 compares the voltage at  
the center\_tap 30 of the voltage divider to the reference  
voltage  $V_{ref}$  and presents a signal proportional to their  
difference at the gate of the PMOS transistor 22. If the

voltage at the center\_tap 30 of the voltage divider is greater than the reference voltage  $V_{ref}$ , the second op amp 32 output voltage would be increased, thereby reducing the conductivity of the PMOS transistor 22, and restoring the voltage at the voltage output terminal OUT 33 to the desired value. Similarly, if the voltage at the center\_tap 30 of the voltage divider is less than the reference voltage  $V_{ref}$ , output voltage of the second op amp 32 reduces, thereby increasing the conductivity of the PMOS transistor 22 and restoring the desired voltage at the voltage output terminal OUT 33.

Figure 2b shows the switch positions for a low current consumption mode. In the figure, the first two-way switching means 36 connects the gate of the PMOS transistor 22 to ground, thereby providing a direct electrical connection between the output 16 of the charge pump 10 and the voltage output terminal OUT 33. The feedback loop consists of the voltage divider formed by R1 26 and R2 28, the third op amp 34, and the two-input AND gate 18. The third op amp 34 compares the voltage at the center\_tap 30 of the voltage divider to the reference voltage  $V_{ref}$  and produces a digital signal equal to  $V_{cc}$  if  $V_{ref} > V_{center\_tap}$  or equal to ground if  $V_{ref} < V_{center\_tap}$  and presents the digital signal at the first input of the AND gate 18. This signal from the third op amp 34 dictates whether the clock signal  $clk$ , which is used by the charge pump 10 to raise the voltage at its OUT-PUMP node 20, feeds the charge pump or not. If the voltage at the center\_tap 30 of the voltage divider is more than or equal to the reference voltage  $V_{ref}$ , then, the third op amp 34 presents a logic low at its output, thereby preventing the clock signal  $clk$  from reaching the charge pump 10. If, on the other hand, the voltage at the center\_tap 30 of the voltage divider is less than that of the  $V_{ref}$ , an assertive signal would be produced at the

output of the third op amp 34, thereby allowing the clock signal at the second input of the AND gate 18 to reach the charge pump 10, which in turn raises the voltage at the charge pump output out-pump to its desired voltage.

5           The switches between the two feedback pathways can be facilitated by comparing the voltage output at the voltage output terminal OUT 33 with a voltage set point ( $V_s$ ), which depends on the application. In a typical design, the set point is 8V. Below 8V, a more accurate  
10           output voltage is usually needed. Above 8V, the "phase stopping" regulation is preferred, since the major issue is the low current consumption. In one embodiment, the  $V_{out}$  can be encoded into a binary number and it is compared with a binary set point  $V_s$ . If  $V_{out}$  is less than  
15            $V_s$ , the two-way switching means are configured as it is shown in Figure 2a to provide a high precision voltage output. If  $V_{out}$  is greater than  $V_s$ , the two-way switching means are configured as it is shown in Figure 2b to reduce current consumption.

20           Although a PMOS transistor is used as a pass device in the above described embodiment, an NMOS transistor with its drain connected to the OUT-PUMP node 20 and its source connected to the OUT node 33, can also be used. There is the great advantage associated with  
25           the use of a PMOS transistor. For instance, it provides a very low voltage drop across its channel without any boost of the gate voltage. In fact, for a given  $V_{out}$  voltage, the greater the load current, the lower the gate voltage. For extremely high load currents (particularly  
30           when  $V_{out}$  is a high value), the PMOS transistor will eventually exit out of the saturation region, and enter the linear region, with the voltage gate lowering towards ground potential. The maximum voltage involved in the structure is the source voltage, which is the voltage at  
35           the OUT-PUMP node 20. Hence,  $V_{out}$  could be regulated near

$V_{out-pump}$  value, without any voltage boost over the  $V_{out-pump}$  value. If a NMOS transistor is used, in similar conditions (high  $V_{out}$  values with huge load currents), the gate voltage must be at least one threshold voltage above the  $V_{out}$  value:  $V_g > V_{out} + V_{th}$ . If  $V_{out}$  has to be regulated near the  $V_{out-pump}$  value, a boost on the gate voltage over the  $V_{out-pump}$  value is needed. So, for a given  $V_{out}$  level, the maximum voltage involved in the structure with PMOS transistor is lower than the maximum voltage involved in the structure with the NMOS transistor. Since this voltage is furnished by the charge pump, an oversizing of the NMOS transistor is needed compared to the PMOS transistor case.

As shown in Equation 1, the output voltage  $V_{out}$  at the voltage output terminal OUT 33 is affected by both R1 and R2. In the above-described embodiment, R1 is fixed while R2 varies. It is also conceivable to have R2 fixed and R1 varies as it is shown in Figure 3a. In the figure, R1 is composed of a series of resistors with the value R. The value of R1 is determined by cutting or adding these resistors R from the resistor chain using a series of PMOS transistors 62. The advantage of having a tunable R1 is that the bias current of the PMOS transistor is dictated by the equation:  $i_{bias} = V_{ref}/R2$ . This is an advantage in terms of loop compensation (the PMOS transistor has a fixed bias current in no-load conditions). The relation between  $V_{out}$  and R1 is linear, so equal increments in  $V_{out}$  correspond to equal increments in R1 value. This is an advantage from the layout and reliability point of view as well.

On the other hand, the signals SH1-SHn which in turns cut or add a resistive portion to R1 must be referred to  $V_{out}$  or  $V_{out-pump}$  level, not Vcc. Otherwise, the switches 62 wouldn't be well close or open. Hence, dedicated circuits, such as elevators 60, that translate

the digital control signals S1 into the  $V_{out}$  (or  $V_{out-pump}$ ) level signals SH1, are needed. These switches 62 must be high-voltage type, with reduced conductivity and greater occupied area.

5                If R1 is fixed and R2 is tuned as it is shown in Figure 3b, the bias current of the pass device is a function of the  $V_{out}$  value:  $i_{bias} = (V_{out} - V_{ref}) / R1$ . The lower  $V_{out}$  is, the smaller  $i_{bias}$ . This could be a problem in terms of loop compensation and transient behavior of the  
10                circuit because of the slow discharge of the high capacitive nodes OUT 33 and center\_tap with relatively small currents. But it can easily be overcome with a net that generates a variable load with the  $V_{out}$  value as part of the function, in order to obtain a constant bias  
15                current. As the relation between  $V_{out}$  and R2 26 is not linear, equal increments in  $V_{out}$  don't correspond to equal increments in R2 26 value. Therefore, R2 26 is made of resistance module with different value from each other. The main advantage of this approach is that the n  
20                switches 70 can be referred to the Vcc level, since they bypass resistive portion towards ground. In this way no elevator circuit is needed to implement the Vcc-to- $V_{out}$  level translation, the switches 70 can be low voltage type, which takes up less area and offers greater  
25                conductivity.

                 The above-described circuit can be used as a digital-to-analog converter (DAC) that provides a multiplicity of output voltages with high precision on a wide range of current loads. Figure 4 shows an input for  
30                such DAC. In the figure, a digital signal input line 40 connects to a combination logic circuit 42 that decodes the digital signal and issues an assertive signal to the gate of one of six pass gates 44 that connects one or more resistors 48 to ground. The number of voltage value  
35                to be regulated correlates to the number of pass gates



44. In this example, 6 pass gates are used, which provides 6 regulated voltage values. The series of resistors 48 forms the variable resistor R2 28. By turning the digital signal at the digital input line 40 to various R2 values, a plurality of analog voltage output can be realized at the voltage output terminal OUT 33.

In an actual implementation of the regulating circuit, the  $V_{out-pump}$  voltage 20 is roughly regulated at different values, depending on the  $V_{out}$  value. Different  $V_{out-pump}$  values correspond to different ranges of  $V_{out}$ . This approach reduces consumption from the OUT-PUMP node 20 and Vcc supply, and reduces the electrical stress across the pass device 22. If the charge pump 10 is left in a free running mode, an extremely high  $V_{out-pump}$  would appear on the source of the pass device 22, even when a low  $V_{out}$  is regulated. As a result, breakdown problems and stress problems would arise. The error amplifier 32 is supplied by the OUT-PUMP node 20. If a relatively high current is sunk from this node, the  $V_{out-pump}$  voltage could be much different from the maximum voltage that the pump nominally furnishes (as known in literature, a charge pump has a Thevenin equivalent scheme with a voltage source VPO and a serial resistance Rs attached to the output node of the pump, where the  $V_{pump}$  voltage is measured. VPO is the voltage with no load consumption. Once the load current is fixed, the maximum  $V_{pump}$  voltage is determined by VPO and Rs). This fact could cause difficulties in sizing and controlling the stability of the error amplifier 32, since its supply level could be not be accurately determined. Besides this fact, a bigger current consumption would be observed from the supply Vcc. Furthermore, a high  $V_{out-pump}$  with a low  $V_{out}$  causes stability problems strictly related to the pass device 22. The number of  $V_{out-pump}$  roughly regulated

voltages is a tradeoff between current consumption, stability and transient considerations.

It is also possible to reduce the number of op amps used by combining the function of first op amp 24 and the third op amp 34. As schematically depicted in Figure 2a,  $V_{out-pump}$  is compared with a  $V_{ref-pump}$  voltage at the input of the first op amp 24. The output of the first op amp 24 enables the clock  $clk$  to feed the charge pump 10. This net can be implemented in different ways. Instead of using a  $V_{ref-pump}$  different from  $V_{ref}$  voltage, the inputs of the first op amp 24 could be  $V_{ref}$  and a partition of the  $V_{out-pump}$  voltage. It is important that this partition net doesn't sink too much current from the OUT-PUMP node so as to maintain low current consumption from the pump. Since this can be roughly regulated, a simple diode chain 82 can be used to obtain the  $V_{pump-part}$  voltage, as depicted in Figure 5. Moreover, with this simple net  $V_{out-pump}$  can be easily tuned at different values by the high voltage switches 80 that bypass some diodes 82 of the chain. The switches 80 are gated by signals that refer to  $V_{out-pump}$  level, derived by means of ELEVATOR blocks 84 from logic signals  $SEL\#$ . The first op amp switches when  $V_{pump-part}$  86 is equal to  $V_{ref}$ . In this situation, if the diodes are equal to each other, each diode has a  $V_{gs}$  equal to  $V_{ref}$ . Suppose  $d$  is the number of diodes connected between the OUT-PUMP node 20 and the PUMP\_PART node 86, the regulated  $V_{out-pump}$  voltage is  $[V_{out-pump} = (d+1) * V_{ref}]$ .  $V_{out-pump}$  is then a multiple of the  $V_{ref}$  voltage.

It is also desirable to have an additional circuit controlling the short between OUTPUMP and OUT to avoid undesirable ripples at the OUT node 33 during the switching from one feedback pathway to another. A control circuit, like one shown in Figure 6, would

discharge the voltage at the OUT node 33 during a switch over until the  $V_{out}$  is equal to  $V_{out-pump}$ .

As shown in Figure 6, when the decoded  $V_{out}$  is greater than  $V_s$ , the GO\_HIGH signal 100 at high level makes  $V_{HIGH}$  102 go high. With  $V_{HIGH}$  102 at high level, the discharge circuit is enabled. Unless  $V_{out-pump} > (V_{out} + V_{th\_M1})$ , DISCH\_SUP 104 is kept high, and M3 106 on, in order to continue discharging OUT-PUMP node. When  $V_{out-pump}$  20 decreases at values near  $(V_{out} + V_{th\_M1})$ , the current of M2, gated by  $V_{ref}$  and acting as current generator, starts discharging DISCH\_SUP node 104, turning off M3 and stop discharge phase of OUT-PUMP node. When DISCH\_SUP 104 voltage decreases to under the trigger point of a first inverter, the signal  $V_{LOW}$  112 goes low.

$V_{HIGH}$  102 at high level disconnects the input of the first comparator from PUMP\_PART 86 and connects it to the center\_tap node 30.  $V_{LOW}$  112 at high level enables the error amplifier 32.  $V_{LOW}$  at low level disables the error amplifier 32 and shorts the gate of the pass device 22 to ground, and consequently shorts OUT-PUMP 20 to OUT 33. Once the discharge of OUT-PUMP node 20 is terminated, the regulation of the  $V_{out} = V_{out-pump}$  voltage is achieved by properly stopping the clock clk that feeds the charge pump.